ASIC Design Verification Engineer

Niobium Microsystems, Inc. · via Himalayas ·

TypeFull-time job
LocationUnited States
Posted6 hours ago
SoC Engineer - Design Verification Engineer
At Niobium Microsystems, we develop high performance SoC products to enable the secure collection, processing, and distribution of critical data. We are a trusted partner for DoD and commercial customers whose solutions require lower power, higher efficiency, and proven security.
Founded as a 2021 spinout from a world-class security and computing systems R&D company, our team combines decades of experience in advanced semiconductor design with experience in advanced cryptography. Niobium is headquartered in Dayton, Ohio with remote employees across the US. We will not be limited by geography within the United States for the right candidate.
Our values are at the heart of every decision we make and we understand that each member of our talented team is the key to our on-going success. For those reasons, we've designed a highly competitive benefits program to support employees and their families. These include:

Competitive salaries scaled based on experience

Employer paid health care

Employer contribution to health savings account

Flexible time off

Flexible work location with remote options

401K employer match

POSITION DESCRIPTION /
Niobium Microsystems is seeking a talented and motivated Senior Design Verification Engineer to join our expanding team. The ideal candidate will have hands-on experience performing functional verification of complex SoCs using SystemVerilog and Universal Verification Methodology (UVM).
As an SoC Verification Engineer, you will collaborate with a small, highly skilled team of in-house engineers, and multiple global teams of contractors and vendors. Your primary responsibilities will include developing test plans, writing testbenches and tests, and debugging any bugs found with the RTL team. We value individuals who possess strong problem-solving abilities and are eager to learn new processes and tools.
JOB RESPONSIBILITIES /
Primary Responsibilities:

Develop and execute test plans for RTL designs using SystemVerilog and UVM

Create and maintain testbenches, test cases, and test vectors

Contribute to the development of novel methodologies and verification techniques

Lead technical projects and mentorship of junior team members and contractors.

Work with 3rd party vendors to collaborate on and adhere to verification quality delivery milestones

Run simulations to verify design against specifications. Analyze results, identify issues, and debug designs

Implement coverage tracking and metrics

Document plans, environments, test cases, and all results for a comprehensive record of all verification strategies

DESIRED SKILLS & EXPERIENCE /
Required Skills:

Bachelor’s degree in Electrical or Computer Engineering, Computer Science, or related field

Minimum of 8 years of hands-on experience in SoC verification using UVM

Experience in gate level simulation setup and process corner failure analysis

Experience using Cadence verification tools such as Xcelium, Simvision, and Jasper

Experience writing and debugging RTL using SystemVerilog

Experience with analyzing code and functional coverage and to improve testing for corner cases.

Programming experience using C, C++, and/or Python/Perl

Familiarity with digital design concepts and ASIC development flow

Strong analytical and problem-solving skills

Ability to multi-task and prioritize in a fast-paced environment; managing multiple complex, multidisciplinary tasks and projects

Ability to work collaboratively across teams and communicate effectively

Attention to detail and remarkable eye for accuracy

Willingness to learn and develop new skills

Preferred Skills:

Experience verifying RISC-V based systems

Experience verifying high-speed interfaces such as PCIe and DDR

Experience with version control systems (e.g., Git) and Continuous Integration/Continuous Deployment (CI/CD) pipelines

Experience with emulation or FPGA prototyping

Experience with formal verification methodologies

Familiarity with the Chisel hardware description language

CONTACT /

444 E 2nd Street, Suite 250, Dayton, OH 45402
niobiummicrosystems.com
Originally posted on Himalayas
asic-design-verification soc-verification-engineering rtl-verification hardware-engineering semiconductor-engineering asic-verification-engineer asic-verification-engineering ic-verification-engineer design-verification-engineer
Apply on Himalayas →

Job sourced from Himalayas. Applications happen directly on the original platform — we never collect your data.