Senior FPGA Engineer - Systems Team
LocationCambridge
Posted13 hours ago
Senior FPGA Engineer – Systems Team
Cambridge, UK | Full-time | Permanent | Hybrid
Salary: £70,000 to £108,000, DOE
The salary range for this role is broad, as we are able to consider varying levels of experience. Any offer made will carefully take into account level of experience (including relevant industry experience), transferable relevant skills and previous relevant achievements.
We will also consider part-time applications for this role. Please indicate your preferred working schedule in your cover letter.
About us
Riverlane’s mission is to master quantum error correction (QEC) and unlock a new age of human progress. From advances in material and climate science, to complex chemistry simulation for new drug design, quantum computers will help humanity solve some of its most important challenges. But without QEC, the industry’s defining technical challenge, such breakthroughs can never be achieved. Riverlane is the world leader in QEC technology. QEC is a complex problem that requires a range of skills, talent and passion.
Having raised more than $125M in funding to date to accelerate our cutting-edge R&D in quantum error correction (QEC), Riverlane partners with many of the world’s leading quantum hardware providers and government agencies to make fault-tolerant quantum computing a reality. We’re making remarkable progress and growing fast.
About the role
Systems Engineering bridges the gap between Riverlane and its customers. They act as the primary technical interface for our customers’ engineers to guide them through product integration and help with troubleshooting complex quantum systems. They are key to securing design wins and driving product development.
As an FPGA Engineer, you will configure our Deltaflow Hardware to connect Quantum Computers to provide low-latency, high throughput systems that perform complex operations in a predictable and guaranteed way. You will use your knowledge and expertise to adapt the hardware to an ever-changing quantum control system to support scientists that are running quantum experiments.
This is a fantastic opportunity to join Riverlane’s team, that is developing the world’s most advanced quantum error correcting algorithms. The Riverlane team is a mix of mathematicians, physicists and engineers, working together on a range of exciting and cutting-edge projects.
What you will do:
Technical pre-Sales:
Host Technical Workshops on Riverlane’s QEC Interface
Evaluate Customers Control System and Data Communication requirements.
Integration On-Site: End-to-End System Deployment:
Writing RTL to adapt to customers control systems and ensure data packets are received correctly.
Work with Riverlane’s Quantum Application Team to design experiments to test the system.
Benchmark and discover hardware latency limitations.
Troubleshooting and Debugging: Managing Customer Issues:
Report issues and help replicate the setup with the QA team in Riverlane.
Writing script to debug and trace faults
Update verification environment and the test vectors based on data gathered from the experiments that were conducted.
Customer Advocacy: Voice of the Customer to Riverlane Product Team:
Highlight the success, issues and trends on customer’s Quantum Systems
Feedback key features that will be needed to win current and next generation products
What we need:
Experience with state-of-the-art FPGA platforms (e.g. AMD/Xilinx MPSoCs/RFSoCs, Altera Stratix 7 or Stratix 10)
Experience in writing SystemVerilog or VHDL
Proven professional experience in at least one of the following areas:
Implementation of modern classical decoders on FPGA e.g. LDPC, turbo-codes;
Implementation of Ethernet and High-Speed Protocols
Implementation of customs protocols and standards.
Proven capability to test, debug and improve UVM Verification Environment.
Good knowledge of Python and C++
Ability to convert product requirements into technical specifications to document and share your work
A curious nature and a passion for learning and continuous improvement
Excellent communication skills, with the ability to work both independently and collaboratively as part of a team
Typically, our Senior FPGA Engineers have around 4–8 years of relevant experience, though this can vary by background.
Even better if you have:
Experience of working on scientific instrumentation
PhD in a relevant subject
Good knowledge of quantum mechanics.
What can you expect from us:
A comprehensive benefits package that includes an annual bonus plan, private medical insurance, life insurance, and a contributory pension scheme
Equity, so that our team can share in the long-term success of Riverlane
28 days annual leave, plus bank holidays and enhanced family leave
A diverse work environment that brings together experts in many fields (including software and hardware development, quantum information theory, physics and maths) and over 20 different nationalities
A learning environment that encourages individual, team and company growth and development, including a regular programme of learning events and training and conference budgets
How to apply
Please upload a CV and covering letter by clicking 'Apply Now'. Your covering letter should explain why you are applying for the job and what skills and experience you can bring to the role.
We review CVs as we receive them and interview as soon as we have applications that look like a good match. We do not use closing dates. So, please apply as soon as possible to avoid missing out on this role.
If you have any queries, please contact
Cambridge, UK | Full-time | Permanent | Hybrid
Salary: £70,000 to £108,000, DOE
The salary range for this role is broad, as we are able to consider varying levels of experience. Any offer made will carefully take into account level of experience (including relevant industry experience), transferable relevant skills and previous relevant achievements.
We will also consider part-time applications for this role. Please indicate your preferred working schedule in your cover letter.
About us
Riverlane’s mission is to master quantum error correction (QEC) and unlock a new age of human progress. From advances in material and climate science, to complex chemistry simulation for new drug design, quantum computers will help humanity solve some of its most important challenges. But without QEC, the industry’s defining technical challenge, such breakthroughs can never be achieved. Riverlane is the world leader in QEC technology. QEC is a complex problem that requires a range of skills, talent and passion.
Having raised more than $125M in funding to date to accelerate our cutting-edge R&D in quantum error correction (QEC), Riverlane partners with many of the world’s leading quantum hardware providers and government agencies to make fault-tolerant quantum computing a reality. We’re making remarkable progress and growing fast.
About the role
Systems Engineering bridges the gap between Riverlane and its customers. They act as the primary technical interface for our customers’ engineers to guide them through product integration and help with troubleshooting complex quantum systems. They are key to securing design wins and driving product development.
As an FPGA Engineer, you will configure our Deltaflow Hardware to connect Quantum Computers to provide low-latency, high throughput systems that perform complex operations in a predictable and guaranteed way. You will use your knowledge and expertise to adapt the hardware to an ever-changing quantum control system to support scientists that are running quantum experiments.
This is a fantastic opportunity to join Riverlane’s team, that is developing the world’s most advanced quantum error correcting algorithms. The Riverlane team is a mix of mathematicians, physicists and engineers, working together on a range of exciting and cutting-edge projects.
What you will do:
Technical pre-Sales:
Host Technical Workshops on Riverlane’s QEC Interface
Evaluate Customers Control System and Data Communication requirements.
Integration On-Site: End-to-End System Deployment:
Writing RTL to adapt to customers control systems and ensure data packets are received correctly.
Work with Riverlane’s Quantum Application Team to design experiments to test the system.
Benchmark and discover hardware latency limitations.
Troubleshooting and Debugging: Managing Customer Issues:
Report issues and help replicate the setup with the QA team in Riverlane.
Writing script to debug and trace faults
Update verification environment and the test vectors based on data gathered from the experiments that were conducted.
Customer Advocacy: Voice of the Customer to Riverlane Product Team:
Highlight the success, issues and trends on customer’s Quantum Systems
Feedback key features that will be needed to win current and next generation products
What we need:
Experience with state-of-the-art FPGA platforms (e.g. AMD/Xilinx MPSoCs/RFSoCs, Altera Stratix 7 or Stratix 10)
Experience in writing SystemVerilog or VHDL
Proven professional experience in at least one of the following areas:
Implementation of modern classical decoders on FPGA e.g. LDPC, turbo-codes;
Implementation of Ethernet and High-Speed Protocols
Implementation of customs protocols and standards.
Proven capability to test, debug and improve UVM Verification Environment.
Good knowledge of Python and C++
Ability to convert product requirements into technical specifications to document and share your work
A curious nature and a passion for learning and continuous improvement
Excellent communication skills, with the ability to work both independently and collaboratively as part of a team
Typically, our Senior FPGA Engineers have around 4–8 years of relevant experience, though this can vary by background.
Even better if you have:
Experience of working on scientific instrumentation
PhD in a relevant subject
Good knowledge of quantum mechanics.
What can you expect from us:
A comprehensive benefits package that includes an annual bonus plan, private medical insurance, life insurance, and a contributory pension scheme
Equity, so that our team can share in the long-term success of Riverlane
28 days annual leave, plus bank holidays and enhanced family leave
A diverse work environment that brings together experts in many fields (including software and hardware development, quantum information theory, physics and maths) and over 20 different nationalities
A learning environment that encourages individual, team and company growth and development, including a regular programme of learning events and training and conference budgets
How to apply
Please upload a CV and covering letter by clicking 'Apply Now'. Your covering letter should explain why you are applying for the job and what skills and experience you can bring to the role.
We review CVs as we receive them and interview as soon as we have applications that look like a good match. We do not use closing dates. So, please apply as soon as possible to avoid missing out on this role.
If you have any queries, please contact
Apply on Arbeitnow →
Job sourced from Arbeitnow. Applications happen directly on the original platform — we never collect your data.